)]}'
{
  "commit": "6847e3718c3f594fad400d653fd414347b97cf22",
  "tree": "cd25eccf4f6d8cad77983fcad9e4172b0eb605f4",
  "parents": [
    "dd176120bf544646f7c436c3bcb30d68aea721af"
  ],
  "author": {
    "name": "Han-Chung Wang",
    "email": "hanhan0912@gmail.com",
    "time": "Tue Jan 16 20:07:57 2024 -0800"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Wed Jan 17 04:07:57 2024 +0000"
  },
  "message": "[CPU] Remove special distribution tile sizes from setting matmul config. (#15968)\n\nThey were used for DoubleTilingPadExpert pipeline, and were specialized\r\nfor MiniLMBert models. The pipeline was retired and we have been\r\ntracking other models today. We don\u0027t have to use the configs for all\r\ndefaults.\r\n\r\nIt does not regress MiniLMBert model. It saves 30 ms (25.35%↓) for\r\nMobileBert_int8 and 4 seconds (10.70%↓) for Falcon7bGptqPT. It regresses\r\na little for DeepLabV3, but it improves other ~10 models.\r\n\r\nThe regression only happens on single-threaded, and I think they should\r\nbe fixed by cache-level tiling afterwards. We are likely sitting in a\r\nsweet spot because we mixed the context with distribution config.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ef70e260af7fc18c86165cadc305dbb03333694a",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "b9c30dabdd9dd619d6aca9281ce48252a71f7215",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "2aed28a6203c757ff95520ca3b1a40f64f29e331",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir",
      "new_id": "843c2b606c4d704f704ded5f2faf9f7b5a52d992",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "693407dd81c6ad694be748d76fe9a42fcda0673c",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy_peeling.mlir",
      "new_id": "424ca3fe99f589437899893526910852e6d68c69",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy_peeling.mlir"
    },
    {
      "type": "modify",
      "old_id": "7e48b40decf5d28ccbf39f7312a14ce6c1dae7fe",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir",
      "new_id": "fca8f1a57ddb7e3b6b7b13e22206b07bbcdacc59",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "a66310f7c4c1bb06cd0281987d13ee6841cf57c0",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir",
      "new_id": "05f04840910998f01cd986e385ca5238de30f0dc",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir"
    }
  ]
}