)]}'
{
  "commit": "528337ed842bb996d84b0426ffdc8e0824be011e",
  "tree": "89de9854507df58e7288fe85a3326af0d3b6eea2",
  "parents": [
    "afdc6f626d834dd171d471b7a95228f2b3a6e234"
  ],
  "author": {
    "name": "Han-Chung Wang",
    "email": "hanchung@google.com",
    "time": "Tue Jun 13 14:59:19 2023 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jun 13 21:59:19 2023 +0000"
  },
  "message": "[LLVMCPU] Make LLVMCPUTile prefer using the lowering_config of tiled op. (#13922)\n\nIf the target operation has its own lowering_config, use its own config\r\nfor tiling.\r\n\r\nIt is a step toward https://github.com/openxla/iree/issues/13706 and\r\nhttps://github.com/openxla/iree/issues/13474",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c1a0d16881879bbbf5ed8379f813db9491c37fdc",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPUTile.cpp",
      "new_id": "dc19e357ba048f66a7e1bce1eefb70397feab098",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPUTile.cpp"
    },
    {
      "type": "modify",
      "old_id": "87a2f94226fd1951bf3cff39bdae5a4a4b9377ca",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/BUILD.bazel",
      "new_id": "8c605c0f8b9ecaac26f1716f29dd4ae95e3e679f",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/BUILD.bazel"
    },
    {
      "type": "modify",
      "old_id": "4ec3d6e52ff83abc5404d00d3a2965164b6c0221",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/CMakeLists.txt",
      "new_id": "e76f44599d6034294c9978c0744d36dee4ad6f61",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/CMakeLists.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fcfb3d4ceec30168e8944f42fc01baa47f361ce7",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/tile.mlir"
    }
  ]
}