)]}'
{
  "commit": "2a8d681bcb07a3aa0c232ffd5c083ef685a5344b",
  "tree": "c9ac2553ba5790c8bc6057d3e4aa3f5e2e6105ea",
  "parents": [
    "b0f5521a754fc258aad19a700eaae09762ec7e06"
  ],
  "author": {
    "name": "Andrzej Warzyński",
    "email": "andrzej.warzynski@arm.com",
    "time": "Tue May 14 21:30:52 2024 +0100"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue May 14 21:30:52 2024 +0100"
  },
  "message": "[CPU] Remove CPUDoubleTilingPeelingExpert (#17329)\n\n`CPUDoubleTilingPeelingExpert` is effectively `CPUDoubleTilingExpert`\r\nwith the addition of loop peeling. This patch removes the former to\r\nimprove code re-use. In order to enable peeling, update the pipeline\r\nconfig attribute to contain the `enable_loop_peeling` attribute:\r\n\r\n   iree_codegen.translation_info\u003cCPUDoubleTilingExpert, {enable_loop_peeling \u003d true}\u003e\r\n\r\nThis is a follow-up for https://github.com/iree-org/iree/pull/17231 in\r\nwhich this new attribute was used to specialise\r\n`CPUConvTileAndDecomposeExpert`.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e73193aa018555efe04ba573e02f6c1b675b290c",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/Codegen/IR/IREECodegenAttrs.td",
      "new_id": "675778c81c4dc7391936922f99c058f60755e701",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/Codegen/IR/IREECodegenAttrs.td"
    },
    {
      "type": "modify",
      "old_id": "8802ec6488b2ca6d31258f666359f1c37fc204be",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "fe6e4fb94fd9821e4d54acce43f608a3aac00966",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "fc16f575bac76c3294d920c3e9cecf16b3a8cbde",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPULowerExecutableTarget.cpp",
      "new_id": "732d04386e9328d2c2515828736fe802533d876a",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPULowerExecutableTarget.cpp"
    },
    {
      "type": "modify",
      "old_id": "ee22e3a0b5a22b1f144b2431a63e93621b6f540b",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_peel_and_vectorize_tests.mlir",
      "new_id": "6071b91a3186ea27840a892a187056d6009bad20",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_peel_and_vectorize_tests.mlir"
    },
    {
      "type": "modify",
      "old_id": "ffa48611f3dccb8afa7c1601bd861f93d878ca51",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_ssve_tests.mlir",
      "new_id": "43d4c6a0625379cc913571ff9699aef11f289f51",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_ssve_tests.mlir"
    },
    {
      "type": "modify",
      "old_id": "79c7bcf1f3f760669cf8cc00153507a2cdd2c61b",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir",
      "new_id": "f1b5c7ecabfda2d637aad369336231b0dac9ea65",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "ab05ae04e4506b2b31d76b3a300db3277aa57092",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy_peeling.mlir",
      "new_id": "3b06aa3082bb271ee1e11dbd295eab829b90fd42",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy_peeling.mlir"
    },
    {
      "type": "modify",
      "old_id": "69792af649f36a8bbc62091d418d89ffff5812d4",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_lowering_strategy_without_distribution.mlir",
      "new_id": "834647e3dd9eb0554fd1c576e32765ab3ac74bae",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_lowering_strategy_without_distribution.mlir"
    },
    {
      "type": "modify",
      "old_id": "9157ed27f8f97a72036385c7a80ef9d0e1e0a3d3",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir",
      "new_id": "6578023a3441d31106b715b6216d9b42abe3fad3",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "5241b027da0d4a6fb1095154bedf7ef2a2a07c29",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir",
      "new_id": "4527d8e0dc93b9b72c386dc8526422c68d19dda4",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir"
    }
  ]
}