)]}'
{
  "commit": "0a71ea527e656aa3ff474cb25ac2c7b697baeeba",
  "tree": "c88eab645a75fec3657f01407ec893fb7dace2a9",
  "parents": [
    "e45c570997586d327ca78342f3644f0c134d88ea"
  ],
  "author": {
    "name": "Max191",
    "email": "44243577+Max191@users.noreply.github.com",
    "time": "Tue Oct 01 13:50:56 2024 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Oct 01 16:50:56 2024 -0400"
  },
  "message": "[Codegen][GPU] Add iree_gpu.multi_mma op to PartitionableLoopsInterface (#18653)\n\nThis PR registers the iree_gpu.multi_mma op with the\r\n`OuterParallelAsPartitionableLoops` interface implementation for\r\n`PartitionableLoopsInterface`. This enables workgroup tiling and\r\ndistribution for GPU data tiling codegen, since the\r\nTileAndDistributeToWorkgroupsPass uses the interface.\r\n\r\n---------\r\n\r\nSigned-off-by: Max Dawkins \u003cmax.dawkins@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5c11c61bff85d33f81961ce1d6420388d769e541",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Interfaces/BUILD.bazel",
      "new_id": "a99c8d478e05886aaad17584bd015a1b391217de",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Interfaces/BUILD.bazel"
    },
    {
      "type": "modify",
      "old_id": "53e91f5ec140fbffca3980bbc2de9c75cde6a0b5",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Interfaces/CMakeLists.txt",
      "new_id": "7a842a56a7a09e90946c0997713666745d63a47c",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Interfaces/CMakeLists.txt"
    },
    {
      "type": "modify",
      "old_id": "b695e1e82197a74fe931a8709333141cd9fd6215",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Interfaces/PartitionableLoopsInterface.cpp",
      "new_id": "94be437540e3016c2e139bc1408e471a998b6c21",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Interfaces/PartitionableLoopsInterface.cpp"
    },
    {
      "type": "modify",
      "old_id": "4b443142dae7b9c13d7fd8b1a39bb177ce2ab2b7",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/test/ROCDL/pipeline_tile_and_fuse.mlir",
      "new_id": "9945e2deffb74eafb0c656b4fc1e838efdb63651",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/test/ROCDL/pipeline_tile_and_fuse.mlir"
    }
  ]
}