blob: 27c2d9aa5740675e41fe7ec73817ac81dba86a74 [file] [log] [blame] [view]
# List of Top-Level Designs
This page lists all top-level designs and their targets that are contained within this repository.
Click on the design name to get more information about the design.
| Design | Internal Name | Simulation Targets | FPGA Targets | ASIC Targets | Description |
|--------|---------------|--------------------|--------------|--------------|-------------|
| [Earl Grey](../../hw/top_earlgrey/doc/specification.md) | `top_earlgrey` | Verilator | ChipWhisperer CW310\* | *None yet.* | 0.1 release |
`*` There exists a modified version of the Earl Grey top-level design that can be implemented on the ChipWhisperer CW305 FPGA board usable with a free EDA tool license.