tree 00169834a6371ed7a0a42b306aa0127e1dd9eef9
parent 4e1f1ae1cc777b490097d6d2ccbb9d781fb096f3
author Eunchan Kim <eunchan@opentitan.org> 1589402720 -0700
committer Eunchan Kim <eunchan@opentitan.org> 1589481486 -0700
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQGzBAABCgAdFiEEuEBfHXBX1JgKhUPPmhfzJJT+XB8FAl69kA4ACgkQmhfzJJT+
 XB98pQwAjW412r8R0LgVOr3+C0jBpMFyu6IlGBD1wjTMztjcTMLtABUvdHXrbopn
 USo4s2UO3s+HUxP4Dlr7X614Md4yBch4GginYrUqVn68sm4tIpET6nY0irIVU3NN
 7HkMzdiQeFT0lMpMSyUbJNAL4kAaWEOooW5iafpCXwNLZHKK/4zGaY3X49Chn1cE
 sh5fqVa5wuTu+6RlQMwm/SMd1rEkhTlma0z6WhOBwctY0EW3v8IXt7TVzN7FE7Sg
 hj/x3bbV4S1H7A6j2kH4xrjy6puw8P9s/0kOg9U23ce/KywKRKRnKHHaGKieyOkq
 7OuO0ohnWDbUMF3GFmoGd0oEIZMw7DMFLBbk/G6c59sS7taSCKh+uBbXobjEXBtr
 hpxLVU2Dr9b/xi/Ir26vtLc1q4A+mRg9dy6vbltVxTdwtWp7Ygek6Qpe3w5tz2P/
 xtkyx232XOwkmrKfOD0tGSla09A3+SZa+muXrKw4MprwuD7UD63zH4+fPGcp9mVd
 4OzpOn9S
 =7+ww
 -----END PGP SIGNATURE-----

[syn] Revise constraints

Move mio_* to IO clock domain give 50% in/out delay.

Add IO, AON clocks into the constraint. Aiming 24MHz and 300kHz

Revised clock definition to find correct clock port for SPI Device clk.

Signed-off-by: Eunchan Kim <eunchan@opentitan.org>