)]}'
{
  "id": "7fa8a2e14f966080d27940507ced7d68cf5d8893",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "cfffe770d4cd3c2d4ab2d86d80ba741dc5f92e5f",
      "name": "_index.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "22b8063f0e59924005993d48ac9109c8c2544b9a",
      "name": "design.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "cf5920378c7792b7b7852ae8b01f19f5cf92f992",
      "name": "directory_structure.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "e5d3fe1253e0a9b171616c40b0ab2118b3c4fd38",
      "name": "documentation.md"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "45d552575b5c088d82b63628e5091291d48e7aaa",
      "name": "dv_methodology"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "d7e05a6eed4ba793ebcd5086045b2c710fc54345",
      "name": "fpga_boards.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "3854006b1ad9a2ceb0f3f38ff47d12054b886da3",
      "name": "github_notes.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "ea214378772f5eb1dbcac61b2e9ef1682ea861ce",
      "name": "hw_design.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "4eb70ec756fbcf2ee23bc4d5fb06737ce495abb8",
      "name": "otbn_sw.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "c8c5acd624ee6204a108363ab77b653e29c1c211",
      "name": "rust_for_c.md"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "ea0341ce1abb126a02c8b62249709f5b830f6dd4",
      "name": "sec_cm_dv_framework"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "5d7b1e3f9823f4d6d2f4d5669a0ba126533971b6",
      "name": "system_list.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "8e332155621a729c9f499cbab3ef4508f38aaf06",
      "name": "vendor_hw.md"
    }
  ]
}