)]}'
{
  "commit": "b41684f46560128aaf5731c37b4142679644e0e2",
  "tree": "73dfda882f20be8a0d0ae40af5287b178609ccb0",
  "parents": [
    "0f1a9f2f8b372069c3913d4710199c839969c6c8"
  ],
  "author": {
    "name": "Pirmin Vogel",
    "email": "vogelpi@lowrisc.org",
    "time": "Tue Jul 20 09:49:50 2021 +0200"
  },
  "committer": {
    "name": "Pirmin Vogel",
    "email": "vogelpi@lowrisc.org",
    "time": "Tue Jul 20 19:17:35 2021 +0200"
  },
  "message": "[fpga] Remove top_earlgrey_reduce.py dependency for CW310 FPGA board\n\nPreviously, we were still using that script to keep binary compatibility\nbetween the NexysVideo and the CW310 FPGA board. This commit removes\nthis dependency, adds a new device in meson, adapts the CI jobs and\nmodifies the documentation accordingly.\n\nSigned-off-by: Pirmin Vogel \u003cvogelpi@lowrisc.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c785bfea699e7858a957e21a3f2770594d79d751",
      "old_mode": 33188,
      "old_path": "azure-pipelines.yml",
      "new_id": "1b38d13f6730a8f8b0ec7d86e489957362d3afe9",
      "new_mode": 33188,
      "new_path": "azure-pipelines.yml"
    },
    {
      "type": "modify",
      "old_id": "e3348c80b4c538273e5209fe4b57955ca31d3aab",
      "old_mode": 33188,
      "old_path": "doc/ug/getting_started_build_sw.md",
      "new_id": "8f837316c0efa68e229849589c4cceb376014235",
      "new_mode": 33188,
      "new_path": "doc/ug/getting_started_build_sw.md"
    },
    {
      "type": "modify",
      "old_id": "11e5d8f2659c77e315567711a8e082b9f991dc8c",
      "old_mode": 33188,
      "old_path": "doc/ug/getting_started_fpga.md",
      "new_id": "452a56d26c88db20d41072a25d8890362c812136",
      "new_mode": 33188,
      "new_path": "doc/ug/getting_started_fpga.md"
    },
    {
      "type": "modify",
      "old_id": "37477a33a8060c79073d5fbc274aea97a20f1908",
      "old_mode": 33188,
      "old_path": "hw/top_earlgrey/chip_earlgrey_cw310.core",
      "new_id": "72321e58b4a4241bb79df96cefb8efe55dac891a",
      "new_mode": 33188,
      "new_path": "hw/top_earlgrey/chip_earlgrey_cw310.core"
    },
    {
      "type": "modify",
      "old_id": "7d70e5bf6fcf647ce096a167668282397e322694",
      "old_mode": 33188,
      "old_path": "sw/device/lib/arch/device.h",
      "new_id": "cf44554528a3c1d57ed73aa73382e4a41fd1cace",
      "new_mode": 33188,
      "new_path": "sw/device/lib/arch/device.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9ec17bb5a442a4825fcf496a8fa2a703ba6067da",
      "new_mode": 33188,
      "new_path": "sw/device/lib/arch/device_fpga_cw310.c"
    },
    {
      "type": "modify",
      "old_id": "9f854db3195e718be928fd801f44f772691d6492",
      "old_mode": 33188,
      "old_path": "sw/device/lib/arch/meson.build",
      "new_id": "974a304c65728dde1125507697d65c8de7d442b8",
      "new_mode": 33188,
      "new_path": "sw/device/lib/arch/meson.build"
    },
    {
      "type": "modify",
      "old_id": "73baafd247bfc00d74b32cc3c4799913dcad3fcb",
      "old_mode": 33188,
      "old_path": "test/systemtest/earlgrey/test_fpga_cw310.py",
      "new_id": "f1070e1b15a5fb9047bb143f2cd912176d06cab5",
      "new_mode": 33188,
      "new_path": "test/systemtest/earlgrey/test_fpga_cw310.py"
    }
  ]
}