Sign in
opensecura
/
3p
/
lowrisc
/
opentitan
/
545460fd47010f37474c9911aa05645850e02ecc
/
.
/
util
/
topgen
/
templates
tree: cbb3aae1dba12e9da538a0270208800ab61ed6bd [
path history
]
[
tgz
]
alert_test.c.tpl
BUILD.tpl
chip_env_pkg__params.sv.tpl
chiplevel.sv.tpl
clang-format
plic_all_irqs_test.c.tpl
README.md
rstmgr_tgl_excl.cfg.tpl
tb__alert_handler_connect.sv.tpl
tb__xbar_connect.sv.tpl
toplevel.c.tpl
toplevel.h.tpl
toplevel.rs.tpl
toplevel.sv.tpl
toplevel_memory.h.tpl
toplevel_memory.ld.tpl
toplevel_memory.rs.tpl
toplevel_pkg.sv.tpl
toplevel_rnd_cnst_pkg.sv.tpl
xbar_env_pkg__params.sv.tpl
xbar_tgl_excl.cfg.tpl
util/topgen/templates/README.md
OpenTitan topgen templates
This directory contains templates used by topgen to assembly a chip toplevel.